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I. INTRODUCTION
Scaled chip technologies made it possible
to integrate high speed applications in portable
devices. A large subset of these devices are sit-
uated into the area of sensor networks, which
would benefit from location information. Lo-
cation aware devices such as [1] require a
bandwidth of at least 250MHz to perform an
accurate time-of-arrival ranging. The ultra-
wide band pulse based radio sends a signal
with a fast risetime which makes it possible to
detect the arrival of the signal within a range of
3ns, giving a resolution of less than 1m. To in-
crease the integration and thus reduce the cost
and the power consumption, specific building
blocks should be developed. A low power
baseband filter and flash analog-to-digital con-
verter (ADC) required for ranging are devel-
oped and discussed here, this with the accent
on ranging applications.
II. BASEBAND FILTER
The RF ranging signal situated around
2.45GHz is received and downconverted. The
huge bandwidth of the ranging signal makes
it necessary to have a wide baseband path
(125MHz). The main challenge, for accu-
rate reception, is the presence of strong UMTS
transmitters close to the signal of interest. To
remove the interference a very linear high or-
der filter is necessary. This is implemented as
in [2], but with some extra linearity improve-
ments. This resulted in a very low power so-
lution with a figure of merit being 3dB higher
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than the state-of-the-art.
III. LOW-POWER 4-BIT ADC
To digitize the ranging signal a low resolu-
tion ADC is sufficient, but due to the broad-
band nature of the signal a high sampling speed
is needed. A flash ADC is the most promising
approach in such situations. A common prob-
lem in flash ADCs is kickback noise, charge
that is pushed back to the input which gives
a memory effect to the different comparators.
To reduce this, a novel technique was proposed
[3]. This kind of comparator is implemented
and tested in a 4-bit ADC and resulted in an
improved figure of merit compared to devices
with a similar speed and technology node.
IV. CONCLUSIONS
Two state-of-the-art building blocks were
developed and described. A low power base-
band filter with improved linearity outpasses
the best figure of merit reported by 3dB. Next
to this filter, a high speed low power ADC is
proposed which outperforms devices with sim-
ilar speed in a comparable technology node.
Ongoing research targets the integration of the
full receiver chain.
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